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Introduction
Electrocardiogram (ECG) signal analysis involves identification of heart rate and other clinically relevant features, such as: the QRS complex, T wave, and ST segment, which characterise peak values and time intervals within a single heart beat. An important scenario is where the subject's ECG signal is continuously monitored (e.g. in a home or workplace setting) for at least 24 hours via a portable battery powered recording device. Detailed real time signal processing is not usually performed by the device but rather via data download and computer analysis after completion of the recording period. Such recording devices are referred to as Holter monitors [7] .
Both time and power efficient computation is needed in order to realise a portable ECG monitor suitable for continuous extended use and real time signal processing with the capability of detecting a range of clinically relevant features beyond the usual heart rate and, less commonly, QRS complex detection. Additionally, a relatively high sampling frequency is needed to ensure sufficient signal quality. Currently, there does not appear to be a portable ECG monitor that matches these requirements. Many commercially available monitors run at an extremely low sampling frequency, such as 250 Hz, which has been recommended as a minimum for the detection of the ECG waveform QRS complex [8] . However, this low sampling frequency may preclude accurate detection of other features. Monitors that attempt to obtain additional clinically significant ECG signal characteristics typically operate at higher sampling frequency of 1 kHz and peak voltages of 6 to 8 mV [7] . However, the higher frequency devices on the market are portable devices suited for emergencies and are not suitable for constant use [3] , and/or perform data recording only [11, 8] . A 1 kHz and low power device with a 24 hour battery life has been developed [12] , but performs limited signal analysis using only amplitude and slope. Further, it has been shown [10] that the detection method used in this device, while using very little power, suffers greatly under noisy conditions and is insufficient for accurate characteristic detection.
In this work, we focus on a Markov-chain Monte Carlo (MCMC) based approach recently proposed by the Authors [2] which compares favourably with existing algorithms (e.g. [9, 10] ) in modelling a typical healthy ECG signal trace, in the presence of extreme noise and some variability. Presented here is a workin-progress toward the generation of a hardware based ECG monitor. This paper shows how to efficiently implement the MCMC model in software; power-efficient Field Programmable Gate Array (FPGA) reconfigurable hardware is also explored to determine the future applicability of this approach for real time computation on a portable battery powered device, operating for continuous periods of one or more days.
MCMC modelling
The ECG signal is modelled here as a Normal distribution with a time-varying mean and some precision (inverse of the variance) where the time-varying mean is a generic mathematical representation of the ECG signal from a typical adult heart beat. Feature identification is achieved by modelling the signal as a continuous, piecewise defined function over a data window [0,T] that encapsulates the beat of interest, and resolving change-point parameters in the model, denoted δ i , and the parameters associated with the amplitudes of the features, denoted α i . Owing to space limitations, the full details of the model and the standard computation are omitted; however, this information can be found in a corresponding paper by the Authors [2] . Briefly, Equation 1 illustrates the model:
where other symbols include the time t, the DC voltage offset DC, and an initial offset β for matching of the signal and model at the start of the data window. Feature identification is achieved by resolving the model parameters in an iterative process using Markov-chain Monte Carlo (MCMC). This process works by proposing candidate values for each model parameter in a random walk and determining the probability of whether the candidate parameter is more or less likely than the current parameter [5] . For each parameter the candidate value is selected from a Normal distribution with the current parameter as the mean and some deviation. The probability of acceptance, A, is governed by Equation 2.
where, m denotes the m th MCMC iteration and · denotes the full set of model parameters omitting the parameter of interest denoted as θ. For computational efficiency the proposal ratio, R(θ * ) R(θ m−1 ) , is assumed to be unity and, p (θ|·) ∝ p (y|θ; ·) p (θ)
As p (y|θ; ·) represents the probability of the data given the model parameters, it is reliant on the data as a whole (p (θ) is the prior distribution for the parameter θ). Therefore, the computation of the the probability of acceptance, A, is done with Equation 3
.
From a computational stand-point, Equation 3 is problematic as the product of a series of probabilities will always tend to zero. This is easily overcome by exploiting the features of the logarithmic function, i.e.
In the format shown in Equation 4 , the computation can be minimised by saving the value of the sum of log probabilities from the previously successful (candidate value accepted) iteration. Therefore, at each iteration only the sum of log probabilities using the candidate value to generate µ * need to be generated. This modelling approach is shown graphically in Figure 1 .
Software design
A flowchart of the model algorithm suitable for software implementation is shown in Figure 1 . 
Parallelism opportunities
The δ i parameter updates can not be parallelised because δ i is dependent on δ i−1 and δ i+1 . However, most of the α parameters are dependent on only a small Figure 1 : Flowchart of the model algorithm subset of the model parameters, and the nature of these dependencies allow for three parallel streams for parameter updating, as shown in Table 1 . Each stream will require their own copy of the parameters while updating a given parameter, and synchronise the parameter they updated after the update is completed. 
Bottlenecks
For the software implementation, the computational bottlenecks in the algorithm include performing mathematical operations of cosine, e x , x y , log x, and Γ(x) [6] within the parameter updates. The rest of the software implementation involves relatively less costly addition, subtraction, multiplication, division, branching, assignment, loops, Boolean logic and reading/writing files.
FPGA design
A FPGA comprises reconfigurable hardware capable of performing multiple asynchronous operations [4] which can be leveraged to obtain accelerated computation of functions with many operations. For the present initial study, an initial FPGA hardware design informed by the MCMC model and the software design implementation is attempted. To this end, an examination of the computational aspects of the MCMC model and software implementation is useful, and some observations can be made in this regard. Only one δ i variable is calculated at once, as δ i is dependent on δ i−1 and δ i+1 , where δ 0 = 0 and δ 18 = T . Each δ i equation can be considered of the form α multiply cos π δ high −δ low (t − δ low ) + α addition , where each cos π δ high −δ low (t − δ low ) can be treated separately and input with the appropriate δ high and δ low values depending on the value of t to produce the desired output. Most of the δ i equations have different α addition combinations and α multiply is a single variable except for δ 4 andδ 13 . Also, for δ 6 , δ 7 , δ 8 , δ 15 , δ 16 and δ 17 , α addition = α multiply with the appropriate α value used depending on the value of t. Figure 2 shows a simplified diagram of the proposed method to create the model mean for any given parameter as a single clock tick hardware block. The parameters bus is a bus of all the current α, β and DC values from Equation 1. The δ bus is a bus of all the current δ values. The δ select bus is the binary encoding for which equation is to be active, and which δ values are δ high and δ low . Given the similarities between the lines of the piecewise function, Equation 1, in the FPGA approach it is possible to significantly improve the computation time by creating modules. This work would, therefore, look at initially creating modules specifically aimed at accelerating the e x , x y , log x, and Γ(x) functions [1] .
Conclusions
The computation of a data-driven MCMC algorithm has been shown in this paper. Additionally, the optimisation for a software implementation of an MCMC algorithm for feature detection of ECG signals has been given. It has been shown that there are excellent opportunities to parallelise the MCMC algorithm, despite the significant dependency between the model parameters. As a work-in-progress toward a stand alone personal monitor, the future hardware implementation of the feature detection algorithm is also discussed and some implementation optimisations and strategies have been shown. Therefore, the feasibility of using this approach in reconfigurable hardware has been confirmed.
